Abstract-Parasitic resistances cause devices in a resistive memory array to experience different read/write voltages depending on the device location, resulting in uneven writes and larger leakage currents.
I. INTRODUCTION
Resistive memory (ReRAM) crossbars are a leading candidate for dense, CMOS compatible storage-class memory [1, 2] . A key challenge in scaled arrays is the parasitic resistance [3] . This parasitic voltage drop along a line causes the ReRAM cell closest to a driver to see a larger voltage than the memory elements further away. The write voltage for the entire array is dictated by the voltage required to change the state of the device furthest from the driver. Increasing the write voltage directly increases the array's current and power requirements. Hence, this parasitic resistance increases the total power consumption of the memory. It also limits the ability to program multiple levels in a cell as the voltage read and the amount programmed depends on a device's location in the array.
In this paper we present a method to eliminate the parasitic variation across the array by ensuring that every single device sees the same parasitic resistance. Equalizing the parasitics gives two key benefits: 1) Each device sees the same voltage, allowing for uniform reads and writes, and 2) the write power is reduced, allowing for larger arrays.
This can be achieved by adding extra resistors to ensure that every single device sees the same parasitic resistance as illustrated in Fig 1. In order to minimize the number of extra parasitics a zigzag shaped crossbar as illustrated in Fig 2 can also be used. The layout of the array is used to minimize the parasitics without having to add as many extra parasitics. The zig-zag shape can be extended indefinitely. If the zig-zag array is very long, the extra resistances used to terminate the end will be negligible. In this paper we focus on modelling the array in Fig 1 as it is the termination of the zig-zag array and demonstrates the concept.
I. RERAM ARRAY MODELLING
In order to model a resistive memory crossbar we need to model all the parasitic resistances, capacitances and access devices in the array as illustrated in Fig 3(a) . The circuits were simulated using Sandia's crossbar simulator, CrossSim [4, 5] , and circuit simulator Xyce [6] . Nearly linear parallel scaling can be achieved in Xyce by using a block triangular form transformation in the preconditioner [7] . Parallel simulations (using a system with 48 cores and 768 GB RAM) enabled ReRAM array simulations up to 1500x1500 before becoming computationally prohibitive. To model the ReRAM device we use the model presented in [8] which is implemented in Xyce, but choose circuit parameters to give a linear I-V for simplicity. The nonlinearity is captured by the access device. In general, we choose device parameters similar to [2] for easy comparison and use the 14nm 2013 ITRS projections as needed (40 nm half pitch).
The compact model was calibrated to give a symmetric linear resistive memory with the properties listed in Table 1 , using model parameters given in Table 2 . The capacitance is based on a 40nm x 40nm area, 10 nm thick capacitor with a relative permittivity of 25. The access device model is an idealized symmetric diode given by the following equation:
(1) VO is given by the exponential turn on slope S: VO=log(e)×S The prefactor, IO, is determined from the voltage margin, Vm, by solving Eq. (1) for IO given V =Vm/2 and I = 10nA [9] .
A. Parasitic Compensation
In order to equalize all the parasitic voltage drops, extra parasitics are added so that every ReRAM cell has the same parasitic series resistance. Each parasitic resistor in Fig. 1 will have roughly the same resistance as they all correspond to wires of the same length. Let's call that resistance RO. Let the crossbar be driven by voltage drivers on the left edge and on the top edge. The row drivers are labeled by Xi and the column drivers are Yj as illustrated in Fig 1. The series resistance that should be added to an NxM crossbar is given by:
Adding resistors in this manner allows for any path through the crossbar to see the exact same resistance. There will still be some variability due to the variability in the parasitic wire resistance, but the first order effect of the parasitic voltage drop is eliminated. This compensation scheme is designed to eliminate the parasitic voltage drop if a single memory element is read or written at time. It is also possible to tune the compensating resistances for schemes which read multiple memory elements in parallel.
II. WRITE OPERATIONS

A. Power Constrained Write Biasing
Following [2] , we optimize our write voltages to constrain unselected leakage power. The applied write voltages are illustrated in Fig 3(b) . First, we calculate the maximum voltage that can be tolerated across the unselected devices, Vunsel, to get 10 uA of leakage current through the unselected devices, which is plotted in Fig 4a. Next, we sweep the write voltage, Vwrite until the worst case device (all 1's furthest corner) sees the full device write voltage (1V) to find required Vwrite which is plotted in Fig 4b. Without parasitics, all the half selected devices will see a voltage of Vwrite/2-Vunsel/2. As the parasitics get worse with a larger array, the half selected devices will see a larger voltage, resulting in higher leakage current and power.
B. Write Voltage Delivery
Without parasitic compensation, the voltage delivered to each device depends on its position in the array as illustrated in Fig 5 and 6 . For smaller arrays the compensation perfectly cancels the impact of the parasitics. As illustrated in Fig 6, set based on 10ns write time Vn=Vp=0. 5 set based on read disturb voltage of 0.5V xn = 0.94 set based on on/off ratio and xp xp=0. 9 set arbitrarily parasitics have a slight impact for the largest arrays with compensation (larger than 1000x1000) as the half selected devices start to leak current. If there is variability in the parasitic resistances the compensation is not perfect, but still works quite well and gets better as the array gets larger. For instance, if the resistance, R, varies with a standard deviation of σo=0.5R over a 1000x1000 array, the variations over the 2000 parasitics will average out: Thus overall, there is only a 1% variation on the total parasitic Rtotal, resulting in at most a 1% variation in read out voltage or 6% at six sigma. If variations are correlated, the compensating resistances should be made using the same process as the lines so that any correlations cancel out.
The impact of compensation can also be seen on the write pulse shapes and rise times as illustrated in Fig 7 and 8. 
C. Write Power
When writing the array, the write is broken into two steps. First, the entire array is pre-charged to apply the unselected voltage Vunsel to all the devices and then each device is individually written. The write power during precharging and while writing a device is illustrated in Fig 9. The worst case power where all devices are in the LRS is shown. Compensation reduces the voltage delivered to the closest devices and thus reduces the write power. As array size is limited by the write power [2] the compensation allows for a larger array.
II. READ OPERATIONS
The read voltage is calculated following [2] using an All GND (V/2) read scheme as illustrated in Fig 10. The applied read voltage is determined by ensuring that no more than 0.25V The read margin is the difference in voltage across the read out resistor when the device being read is high or low resistance states. The worst case read margins using the data patterns in Fig 10(c-d) are simulated and plotted in Fig 11(b) . Parasitic compensation results in a small improvement in read margin, but is mostly negligible as the parasitics do not dominate the read operations.
III. CONCLUSION
Parasitic resistances result in non-uniform writes, limiting the ability to write multiple bits per cell and result in higher leakage currents, limiting the array size. We have shown that the parasitic resistances can be compensated for by equalizing the parasitic resistance seen by every device. For memory arrays up to 1000x1000, this results in every device seeing the same voltage, allowing for uniform writes and reads. The worst case write power is reduced by 22% for 1000x1000 arrays, allowing for larger arrays. (a) (b) Fig 11: (a) The maximum read voltage allowed that avoids a read disturb does not significantly change with array size (b) The read margins are also mostly independent of array size as the parasitic resistance does not dominate the read operation, but rather the write.
